{"name":"python310Packages.pyverilog","version":"1.3.0","summary":"Python-based Hardware Design Processing Toolkit for Verilog HDL","systems":{"aarch64-darwin":{"flake_installable":{"ref":{"type":"github","owner":"NixOS","repo":"nixpkgs","rev":"fd04bea4cbf76f86f244b9e2549fca066db8ddff"},"attr_path":"python310Packages.pyverilog"},"last_updated":"2023-12-13T22:54:10Z","outputs":[{"name":"out","path":"/nix/store/i084hjj3l27clavxkr7rwr791wzjaqi9-python3.10-pyverilog-1.3.0","default":true},{"name":"dist","path":"/nix/store/8vh1zzy9yz61bdzsxxc0jlh5nflr6grb-python3.10-pyverilog-1.3.0-dist"}]},"aarch64-linux":{"flake_installable":{"ref":{"type":"github","owner":"NixOS","repo":"nixpkgs","rev":"fd04bea4cbf76f86f244b9e2549fca066db8ddff"},"attr_path":"python310Packages.pyverilog"},"last_updated":"2023-12-13T22:54:10Z","outputs":[{"name":"out","path":"/nix/store/dv45yq6frshbd3lznqb2w4bhby4lh1a2-python3.10-pyverilog-1.3.0","default":true},{"name":"dist","path":"/nix/store/fam2dgw19y6f443h8kcvhp6w32p4cz4v-python3.10-pyverilog-1.3.0-dist"}]},"x86_64-darwin":{"flake_installable":{"ref":{"type":"github","owner":"NixOS","repo":"nixpkgs","rev":"fd04bea4cbf76f86f244b9e2549fca066db8ddff"},"attr_path":"python310Packages.pyverilog"},"last_updated":"2023-12-13T22:54:10Z","outputs":[{"name":"out","path":"/nix/store/diy47cpfdg1zfa7b01y94l2xy5ql9rqd-python3.10-pyverilog-1.3.0","default":true},{"name":"dist","path":"/nix/store/b0m4dn1jbg0c4g5q1w991irbis26qdya-python3.10-pyverilog-1.3.0-dist"}]},"x86_64-linux":{"flake_installable":{"ref":{"type":"github","owner":"NixOS","repo":"nixpkgs","rev":"fd04bea4cbf76f86f244b9e2549fca066db8ddff"},"attr_path":"python310Packages.pyverilog"},"last_updated":"2023-12-13T22:54:10Z","outputs":[{"name":"out","path":"/nix/store/ym4p2d8r1mra6bgrdxq8lia7ffix6d8w-python3.10-pyverilog-1.3.0","default":true},{"name":"dist","path":"/nix/store/zch2p53n28mq9cmsyiz247f538r2dg60-python3.10-pyverilog-1.3.0-dist"}]}}}