{"name":"python311Packages.pyverilog","version":"1.3.0","summary":"Python-based Hardware Design Processing Toolkit for Verilog HDL","systems":{"aarch64-darwin":{"flake_installable":{"ref":{"type":"github","owner":"NixOS","repo":"nixpkgs","rev":"566e53c2ad750c84f6d31f9ccb9d00f823165550"},"attr_path":"python311Packages.pyverilog"},"last_updated":"2024-12-03T12:40:06Z","outputs":[{"name":"out","path":"/nix/store/xnj319h25d7mwz3dhm4bkkrgjk1wn6f4-python3.11-pyverilog-1.3.0","default":true},{"name":"dist","path":"/nix/store/4w58ckrw6grh004kc858fk17knmzd503-python3.11-pyverilog-1.3.0-dist"}]},"aarch64-linux":{"flake_installable":{"ref":{"type":"github","owner":"NixOS","repo":"nixpkgs","rev":"566e53c2ad750c84f6d31f9ccb9d00f823165550"},"attr_path":"python311Packages.pyverilog"},"last_updated":"2024-12-03T12:40:06Z","outputs":[{"name":"out","path":"/nix/store/3qfg7fkzfbihs9cbv5qq7i25mvjppa6a-python3.11-pyverilog-1.3.0","default":true},{"name":"dist","path":"/nix/store/l0vrp4iawbplqpa42np3ra77qcvszydp-python3.11-pyverilog-1.3.0-dist"}]},"x86_64-darwin":{"flake_installable":{"ref":{"type":"github","owner":"NixOS","repo":"nixpkgs","rev":"566e53c2ad750c84f6d31f9ccb9d00f823165550"},"attr_path":"python311Packages.pyverilog"},"last_updated":"2024-12-03T12:40:06Z","outputs":[{"name":"out","path":"/nix/store/lhir1whwqj2qhq1qx2cabrnbvrbrbhwx-python3.11-pyverilog-1.3.0","default":true},{"name":"dist","path":"/nix/store/6w2zrmf9hc84hyflbzb1ik12gl7xay2m-python3.11-pyverilog-1.3.0-dist"}]},"x86_64-linux":{"flake_installable":{"ref":{"type":"github","owner":"NixOS","repo":"nixpkgs","rev":"566e53c2ad750c84f6d31f9ccb9d00f823165550"},"attr_path":"python311Packages.pyverilog"},"last_updated":"2024-12-03T12:40:06Z","outputs":[{"name":"out","path":"/nix/store/sxff21pc14flq52svb3z24y4jk9y4176-python3.11-pyverilog-1.3.0","default":true},{"name":"dist","path":"/nix/store/gf2xxdzsc15fjnsjqnsgbgn74c2wpf80-python3.11-pyverilog-1.3.0-dist"}]}}}