{"name":"python312Packages.cocotb","version":"1.9.2","summary":"Coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python","systems":{"x86_64-linux":{"flake_installable":{"ref":{"type":"github","owner":"NixOS","repo":"nixpkgs","rev":"bce5fe2bb998488d8e7e7856315f90496723793c"},"attr_path":"python312Packages.cocotb"},"last_updated":"2025-10-07T08:41:47Z","outputs":[{"name":"out","path":"/nix/store/vd3lwp1x5yxx6ywr6c892jfvxj0prbh3-python3.12-cocotb-1.9.2","default":true},{"name":"dist","path":"/nix/store/p8219h9ld5b2vszfnjc5974v681qzn1j-python3.12-cocotb-1.9.2-dist"}]}}}