{"name":"python312Packages.pyverilog","version":"1.3.0","summary":"Python-based Hardware Design Processing Toolkit for Verilog HDL","systems":{"aarch64-darwin":{"flake_installable":{"ref":{"type":"github","owner":"NixOS","repo":"nixpkgs","rev":"8970f698c39f490df47e4cbb7beae7869ddf1978"},"attr_path":"python312Packages.pyverilog"},"last_updated":"2025-12-26T02:09:19Z","outputs":[{"name":"out","path":"/nix/store/fn4inxhpzgh1h57kwiz362vhjc0mpna7-python3.12-pyverilog-1.3.0","default":true},{"name":"dist","path":"/nix/store/jqplnwfr38rp19msayjcaf5f93bzwgmf-python3.12-pyverilog-1.3.0-dist"}]},"aarch64-linux":{"flake_installable":{"ref":{"type":"github","owner":"NixOS","repo":"nixpkgs","rev":"8970f698c39f490df47e4cbb7beae7869ddf1978"},"attr_path":"python312Packages.pyverilog"},"last_updated":"2025-12-26T02:09:19Z","outputs":[{"name":"out","path":"/nix/store/b8x57mq31lpnsd1rj9rjkllgyv5fi6ix-python3.12-pyverilog-1.3.0","default":true},{"name":"dist","path":"/nix/store/rw56rjhcanpk8cpv6zqzqwp99srk5kgh-python3.12-pyverilog-1.3.0-dist"}]},"x86_64-darwin":{"flake_installable":{"ref":{"type":"github","owner":"NixOS","repo":"nixpkgs","rev":"ee09932cedcef15aaf476f9343d1dea2cb77e261"},"attr_path":"python312Packages.pyverilog"},"last_updated":"2025-11-23T21:50:36Z","outputs":[{"name":"out","path":"/nix/store/lgdw462f8qj755c12kb74f12nqfi1ng2-python3.12-pyverilog-1.3.0","default":true},{"name":"dist","path":"/nix/store/jl3356482ljb87gyyibmvpl7ybl6wncn-python3.12-pyverilog-1.3.0-dist"}]},"x86_64-linux":{"flake_installable":{"ref":{"type":"github","owner":"NixOS","repo":"nixpkgs","rev":"8970f698c39f490df47e4cbb7beae7869ddf1978"},"attr_path":"python312Packages.pyverilog"},"last_updated":"2025-12-26T02:09:19Z","outputs":[{"name":"out","path":"/nix/store/bcq7bn5ls2li7a7bb6qxwpka2gpi5lfl-python3.12-pyverilog-1.3.0","default":true},{"name":"dist","path":"/nix/store/rhdsrip1h2h24g36qyx2vcsxjwb4nxkf-python3.12-pyverilog-1.3.0-dist"}]}}}