{"name":"python313Packages.pyverilog","version":"1.3.0","summary":"Python-based Hardware Design Processing Toolkit for Verilog HDL","systems":{"aarch64-darwin":{"flake_installable":{"ref":{"type":"github","owner":"NixOS","repo":"nixpkgs","rev":"7dd199b0e2993e37b4775ed66b1c291699608c9f"},"attr_path":"python313Packages.pyverilog"},"last_updated":"2026-10-07T01:26:01Z","outputs":[{"name":"out","path":"/nix/store/5cdczhacxch2k18yzcxma7npmkhgpbf3-python3.13-pyverilog-1.3.0","default":true},{"name":"dist","path":"/nix/store/10w7h5pryq91nqy86jg2af59lnz52fi8-python3.13-pyverilog-1.3.0-dist"}]},"aarch64-linux":{"flake_installable":{"ref":{"type":"github","owner":"NixOS","repo":"nixpkgs","rev":"7dd199b0e2993e37b4775ed66b1c291699608c9f"},"attr_path":"python313Packages.pyverilog"},"last_updated":"2026-10-07T01:26:01Z","outputs":[{"name":"out","path":"/nix/store/0b9a329n1hmdxpcrv7cmvwmvz9hcxjmr-python3.13-pyverilog-1.3.0","default":true},{"name":"dist","path":"/nix/store/f29yfh2mbs8vgi0h02xv21n82lahjjp0-python3.13-pyverilog-1.3.0-dist"}]},"x86_64-darwin":{"flake_installable":{"ref":{"type":"github","owner":"NixOS","repo":"nixpkgs","rev":"ee09932cedcef15aaf476f9343d1dea2cb77e261"},"attr_path":"python313Packages.pyverilog"},"last_updated":"2025-11-23T21:50:36Z","outputs":[{"name":"out","path":"/nix/store/spz7dwn8s4kcfqs71s6v75b5ng50h672-python3.13-pyverilog-1.3.0","default":true},{"name":"dist","path":"/nix/store/fp159kzaacp0m52vgpjb3r23ylawb56y-python3.13-pyverilog-1.3.0-dist"}]},"x86_64-linux":{"flake_installable":{"ref":{"type":"github","owner":"NixOS","repo":"nixpkgs","rev":"7dd199b0e2993e37b4775ed66b1c291699608c9f"},"attr_path":"python313Packages.pyverilog"},"last_updated":"2026-10-07T01:26:01Z","outputs":[{"name":"out","path":"/nix/store/cdnfg7qm6gjhwskrwhzczaqhr9gydl33-python3.13-pyverilog-1.3.0","default":true},{"name":"dist","path":"/nix/store/n3iqyafrfsyk8hdwslja5xl75885xl3b-python3.13-pyverilog-1.3.0-dist"}]}}}