{"name":"python39Packages.pyverilog","version":"1.3.0","summary":"Python-based Hardware Design Processing Toolkit for Verilog HDL","systems":{"aarch64-darwin":{"flake_installable":{"ref":{"type":"github","owner":"NixOS","repo":"nixpkgs","rev":"813159a4264a1cacd2a0ebed863ac3b041f1ebb9"},"attr_path":"python39Packages.pyverilog"},"last_updated":"2022-12-27T08:08:49Z","outputs":[{"name":"out","path":"/nix/store/a9zvj8sr9dplv10xvrvmp2ifafxj437l-python3.9-pyverilog-1.3.0","default":true},{"name":"dist","path":"/nix/store/nnimw84d4sdvhvc4mx97v3gi68dlydvy-python3.9-pyverilog-1.3.0-dist"}]},"aarch64-linux":{"flake_installable":{"ref":{"type":"github","owner":"NixOS","repo":"nixpkgs","rev":"813159a4264a1cacd2a0ebed863ac3b041f1ebb9"},"attr_path":"python39Packages.pyverilog"},"last_updated":"2022-12-27T08:08:49Z","outputs":[{"name":"out","path":"/nix/store/h1az0qcc33kn5krf9ig141m8j84qir0b-python3.9-pyverilog-1.3.0","default":true},{"name":"dist","path":"/nix/store/83p3fgyvbfddbipcp6jahk3rnz4f7cp7-python3.9-pyverilog-1.3.0-dist"}]},"x86_64-darwin":{"flake_installable":{"ref":{"type":"github","owner":"NixOS","repo":"nixpkgs","rev":"813159a4264a1cacd2a0ebed863ac3b041f1ebb9"},"attr_path":"python39Packages.pyverilog"},"last_updated":"2022-12-27T08:08:49Z","outputs":[{"name":"out","path":"/nix/store/ym1ybp15693dj61h7inybh5xa88jrffk-python3.9-pyverilog-1.3.0","default":true},{"name":"dist","path":"/nix/store/fw3y0zi3p0ighdwfariis70a1gqzz627-python3.9-pyverilog-1.3.0-dist"}]},"x86_64-linux":{"flake_installable":{"ref":{"type":"github","owner":"NixOS","repo":"nixpkgs","rev":"813159a4264a1cacd2a0ebed863ac3b041f1ebb9"},"attr_path":"python39Packages.pyverilog"},"last_updated":"2022-12-27T08:08:49Z","outputs":[{"name":"out","path":"/nix/store/3bz1favaxyi7wp5awk4qpqh7049gm7qi-python3.9-pyverilog-1.3.0","default":true},{"name":"dist","path":"/nix/store/vyy2pa6ybqb86m1xrs0a9x95fkq5cs16-python3.9-pyverilog-1.3.0-dist"}]}}}